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I. ABSTRACT 
Hardware documentation is  provided f o r  t h e  modified Loran-C t iming 
module, which uses  in te r rupt -dr iven  software c o n t r o l  i n  determining loop 
sample t i m e s .  
of t h e  t iming loop. 
Computer loading  i s  reduced by e l i m i n a t i n g  p o l l e d  o p e r a t i o n  
11. SUMMARY 
The o r i g i n a l  design f o r  t he  Ohio Universi ty  Loran-C r e c e i v e r  f e a t u r e d  
a softwarelhardware locked-loop s i g n a l  processor,  based upon t h e  Host& 
50395 timing i n t e g r a t e d  c i r c u i t  ( I C )  [1,21. This I C  provides  a s i x - d i g i t  
binary-coded d e c i m a l  (BCD) counter  and a BCD r e g i s t e r  compared t o  g e n e r a t e  
an  output  p u l s e  when the  r e g i s t e r  and counter contents  are equal .  Operated 
ac L hHz, t h i s  t iming c i r c u i t  permits microcomputer-selected sample t i m e s  
t o  be prec ise ly  set  w i t h i n  a one-second counter i n t e r v a l ,  wicn a r e s o i u t i o n  
of one microsecond. 
I n  order to  accomplish the  data  load f o r  the  I C  r e g i s t e r ,  t he  computer 
must d e t e c t  t h a t  t h e  I C  d i g i t  scan o s c i l l a t o r  has s e l e c t e d  t h e  a p p r o p r i a t e  
4-bit BCD d i g i t ,  and then s t r o b e  the  new d i g i t  d a t a  i n t o  t h e  r e g i s t e r .  The 
I C  design requires  a scan o s c i l l a t o r  frequency of no h igher  than 20 kHz, 
which places a lower limit on the  t i m e  required t o  load all s i x  d i g i t s .  I n  
p r a c t i c e ,  the complete r e g i s t e r  load requires  approximately 500 microse- 
conds (9s).  
The o r i g i n a l  r e c e i v e r  design makes all s i x  1C d i g i t  s t r o b e  sigtials 
a v a i l a b l e  t o  t he  microcomputer, which then s t r o b e s  t h e  new d i g i t  data i n t o  
t h e  r e g i s t e r  a f t e r  d e t e c t i n g  the  presence of the  a p p r s p r i a t e  s t r n b e  s i g n a l .  
This operat ion must t ake  place i n  order t o  p r e s e t  t h e  next loop sample 
t i m e ,  t r iggered  by t h e  EQUAL pulse  from t h e  Mostek I C .  Therefore ,  t he  
r e g i s t e r  load must be performed between each Loran-C pu l se .  
of p o l l i n g  the  d i g i t  s t r o b e  lines t o  de t ec t  t he  next d i g i t  t o  be loaded 
r e q u i r e s  f u l l  a t t e n t i o n  from t h e  microcomputer, de lay ing  background pro- 
cess ing .  
The technique 
The m d i f  i e d  c i r c u i t  descr ibed i n  t h i s  t e c h n i c a l  memorandum combines 
a l l  s ix-d ig i t  s t r o b e s  i n t o  one master s t r o b e  s i g n a l ,  which appears  as a n  
i n t e r r u p t  to t h e  microcomputer. Therefore,  once a d i g i t  is loaded i n t o  t h e  
I C  r e g i s t e r ,  t h e  computer is f r e e  t o  process background code whi le  awai t ing  
t h e  next d i g i t  s t r o b e  i n t e r r u p t .  See f i g u r e  1 f o r  a block diagram. 
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This  m d i f i c a t i o n  is r equ i r ed ,  to  permit t he  s i n g l e  processor  ( a  HOS 
Technology 6502) t o  perform all required computations f o r  t h e  ent i re  
Loran-C process. Expansion of t h e  receiver  from a t h r e e - s t a t i o n  t r a c k e r  t o  
f u l l  f ive-s ta t ion  opera t ion  would cause over 20 percent  of processor  power 
t o  be l o s t  to  t h e  s t r o b e  p o l l i n g  operat ion,  causing a r e d u c t i o n  i n  naviga- 
t i o n  d a t a  output rates, and a reduction i n  the  number of p i l o t - o r i e n t e d  
f e a t u r e s  which could be added using the  s i n g l e  processor .  
F u l l  hardware documentation i s  provided i n  t h i s  document f o r  t h e  cir- 
c u i t  card implementing t h e  Loran-C timing loop, and t h e  receiver event-mark 
and re-track'  func t ions .  This documentation is t o  be combined wi th  o v e r a l l  
r e c e i v e r  drawings t o  form t h e  as-built record f o r  t h i s  device.  Computer 
sof tware  to support  t h i s  module is in tegra ted  with t h e  remainder of the  
r e c e i v e r  software, i n  t h e  LORPROM program. 
111. C I R C U I T  DESCRIPTION 
Figure 2 shows the  complete logic diagram f o r  t h e  Loran-C timing 
module. To t h e  f a r  l e f t  a r e  s i g n a l  d e s c r i p t o r s  f o r  t h e  system computer, an 
M I  SuperJo l t  based upon the  NOS Technology 6502 with 6520 p e r i p h e r a l  
i n t e r f a c e  adapter  ( P I A ) .  connections, except f o r  CLC)CK and IRQ, a r e  
made through the  6520 PIA.  
u s e f u l  in software des ign  and coding. The Mostek 50395 chip d e s c r i p t i o n  is  
given as f i g u r e  4 ,  and pinouts  a r e  shown i n  f i g u r e  5 .  
Figure 3 g ives  a sumnary of P I A  p in  assignments,  
Refer r ing  t o  f i g u r e  2 ,  note  that seven l i n e s  provide d a t a  and c o n t r o l  
s i g n a l s  to t h e  Mostek I C  (U3). All t hese  s i g n a l s  are output  by t h e  corn- 
p u t e r  a s  TTL-compatible s i g n a l s ,  and  must be changed t o  t h e  12-volt bas 
s p e c i f i c a t i o n  requi red  by U3. T h i s  conversion is  performed i n  open- 
c o l l e c t o r  d r i v e r s  U 1  and U2, pulled up to  12v through 680-ohm r e s i s t o r s .  
These l i n e s  c a r r y  t h e  fou r  d a t a  b i t s  - f o r  r e g i s t e r  d i g i t s  X a ,  Rb, R c  and Rd 
The LA (Load R e g i s t e r )  s t r o b e  and SET ( S e t  d i g i t  counter  t o  most- 
s i g n i f i c a n t  d i g i t )  s i g n a l s .  
The t iming chip U3 is  wired fo r  free-running c o u n t e r ,  count ing up, and 
i s  d r i v e n  by t h e  CLOCK, which is  a buffered vers ion  of t h e  w i n  microcom- 
p u t e r  clock ( a  temperature-compensated c r y s t a l  o s c i l l a t o r ) .  The scan 
o s c i l l a t o r  which generates  t he  d i g i t  s t r o b e s  to i n d i c a t e  t h e  load window 
f o r  each r e g i s t e r  d i g i t  is  set t o  20 kHz using the  c a p a c i t o r  a t  p i n  21. 
D i g i t  s t r o b e s ,  one f o r  each r e g i s t e r  BCD d i g i t ,  are output  by U3 a t  pins  24 
through 29 and are immediately NORed by U 6 .  Note t h a t  t h i s  8-input NOR is  
a CHOS chip running at  12v t o  eliminate the  need f o r  t h e  s i x  v o l t a g e  d iv i -  
d e r s  used in  t h e  previous design to r e t u r n  the  NOS l e v e l s  from U 3  t o  TTL 
l e v e l s .  The combined d i g i t  s t robe  is then returned t o  TTL l e v e l s ,  i n v e r t e d  
by U7 and appl ied  as a clock t o  the U 8  D f l i p - f l o p  l a t c h .  
The Q output  of t h e  U8 l a t c h  is  high a f te r  r e c e i p t  of a d i g i t  s t r o b e ,  
which causes t h e  output  of t h e  U 7  i n t e r r u p t  combiner g a t e  t o  go low, 
caus ing  an i n t e r r u p t  (LRQ) condition a t  edge connector p i n  19. Once t h e  
computer program has serv iced  t h i s  i n t e r r u p t ,  t he  d i g i t  s t r o b e  i n t e r r u p t  
l a t c h  U 8  i s  c leared  by a low s igna l  a t  CLRD, o r  p i n  12. The computer s o f t -  
ware simply counts i n t e r r u p t s  from the  d i g i t  s t r o b e  l a t c h ,  recogniz ing  t h a t  
the  d i g i t  s t r o b e s  appear i n  f ixed  order from d i g i t  one through s i x .  
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Appropriate  s i g n a l s  are then placed on the Ra - Rd l ines  and the U 3  c o n t r o l  
l i n e s  to  achieve t h e  f u l l  r e g i s t e r  load. 
Once t h e  r e g i s t e r  i s  f u l l y  loaded, t h e  d i g i t  s t r o b e  i n t e r r u p t s  are 
d i s a b l e d  by p lac ing  a low l e v e l  on CLRD, f o r c i n g  t h e  U8 l a tch  i n t o  reset 
condi t ion.  The U5 Loran-C i n t e r r u p t  and data l a t c h e s  are t h e n  enabled by 
br inging  CLRP high. When the  f r e e  running counter  in U3 r e a c h e s  t h e  
r e g i s t e r  value j u s t  loaded, U3 i s s u e s  an EQUAL pulse f o r  one clock per iod 
(one us) which c locks  t h e  U5 l a t ches .  The output of t h e  IRQ combiner g a t e  
in U7 goes low s i n c e  t h e  Q output  of the U5 i n t e r r u p t  l a t c h  always goes 
h igh  upon clocking. An i n t e r r u p t  is signaled a t  LRQ t o  t h e  computer. LDAT, 
l a t c h e d  by t h e  U 5  Loran-C l a t c h ,  assumes t h e  ins tan taneous  v a l u e  of t he  
Loran-C d i g i t a l  waveform received a t  LRIN from t h e  r e c e i v e r  front-end 
module. Note t h a t  LRIN is processed by U4 t o  set  a pulse  width of approxi- 
mately 70 us .  before i t  is  sampled .  This pu lse  width is necessary t o  pro- 
v ide  a p a r d  t i m e  a f t e r  t h e  leading p u l s e  edge t o  p e r m i t  s u c c e s s f u l  pulse  
t r a c k i n g ,  and to minimize i n i t i a l  search t i m e .  S ince the  var ious  front-end 
processors  designed t o  d a t e  have presented var ious pulse  wid ths ,  t h i s  U4 





The remainder of the  c i r c u i t ,  U12, dea l s  wi th  r e c e i v e r  f e a t u r e s  
included f o r  eva lua t ion .  The event la tch  is dr iven  by a front-panel  push- 
may be c o r r e l a t e d  wi th  f l i g h t  events.  The r e t r a c k  l a t c h ,  a l s o  operated by 
pushbut ton,  s i g n a l s  t h e  computer t ha t  the opera tor  wishes to  res tar t  the 
Loran-C search  process.  To minimize contact bounce, t h e s e  l a t c h e s  are con- 
f i g u r e d  t o  opera te  on the  pushbutton r e l ease  cycle .  
L.. U U L C V L l  c c  -- t o  place sn t h e  r e c e i v e r  output tape a unique mark so output  da t a  
Once the  computer program has serviced the Loran-C s a m p l e  i n t e r r u p t  
t hus  generated,  t he  U 5  l a t c h e s  are disabled by a low a t  CLAW and the  d i g i t  
s t r o b e  i n t e r r u p t  is enabled by a high on 0. Another r e g i s t e r  load 
sequence begins. 
i n  t h i s  manner, success ive  s a q l e s  m y  be taken of t h e  Loran-C input  
waveform at  times which are p r e c i s e l y  cont ro l led  by t h e  microcomputer. The 
p r o g r m e r  may now select algorithms f o r  d e t e c t i n g  received Loran-C chains 
and s t a t i o n s  by varying t h e  sample  time and observing t h e  r e s u l t  a t  LDAT. 
The module p i c t o r i a l  appears i n  f igu re  6 ,  g iv ing  placement of I C s  
and o t h e r  major components. 
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F igure 1. Block diagram, Loran-C timing module. 
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Figure  2. Loran-C timing board f o r  updated RF board only.  
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Figure 3. SuperJolt to timing board summary of PIA assignments. 
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Figure  5. MOSTEK 50395 p inouts .  
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nigh IndlCILll user retrack, cleared by z. 
IopuL L0r.n-C pl lSeS from franr-end. 
TTL, oPen-co11cccor, pr l l ed  up to SV m this b a r d  
)-bit BCD d i g i t  load for u3 regi4cec. 
Load 50395 (U3) Register strobe. 
Set u3 LO USSO far data load. 
I Mlz d o c k .  from ~ C ~ O C O ~ P U L ~ C .  
Lau clears dlgic  srrobe IRQ lacch. 
Lou clears laran data larch. 
Loran dac. - loop sample OYLPUL. 
Combined IRQ from loop d digit Strobes.  
Equal pulse, for ~ ) n i ~ o r i n g .  
Figure  6 .  P i c t o r i a l  and s i g n a l  g los sa ry .  
